# Silicon Friendly Materials and Device Solutions for Microenergy Applications



sinergy-project.eu

# Silicon as a Key Material for Multiphysics Microharvesting: the SiNERGY Project



Dario Narducci,
Univ. of Milano Bicocca, Dept. Materials Science
dario.narducci@unimib.it




### **Outline**


- Why «all silicon»
- Demo applications
- Redundancy
- Thermoelectric generators:
  - bottom-up
  - top-down

- Mechanical harvesting:
  - electrostatic
  - vibrational
- Batteries
- Some conclusions









9 partners (E, I, BE, NL)

Coordinator: CSIC (IMB-CNM)









Silicon Friendly Materials and Device Solutions for Microenergy Applications

Why microenergy solutions: Replace primary batteries (cost, environmental, deployment flexibility issues) by harvesters + secondary batteries

Why Silicon materials and architectures: tap into the micronanoelectronics field which is an enabling technology, dealing with miniaturised and high density features (3D) implementations, offering economy of scale (serve mass markets) and the possibility of integration and addition of control and smartness

Why such applications: complementary microenergy testbeds from the perspective of silicon benefits ('smaller is better', 'cheaper is better') and availability of energy harvesting sources





#### Project value chain

Silicon Friendly Materials and Device Solutions for Microenergy Applications

#### **Project Value Chain Exploitation** Industrial Materials **MNT** System & **Integration** R&D R&D **Know-how** Marketing **IREC CSIC CERR ELUX IMEC-NL UNIMIB IMEC ELUX** STE **IMEC IMEC-NL ELUX** STE **CSIC CNR STE** CNR **UNIMIB IMEC-NL IREC**











Silicon Friendly Materials and Device Solutions for Microenergy Applications

# 3D microstructures+ bottom-up SiNWs



# 3D microstructures+ top-down SiNWs













Silicon Friendly Materials and Device Solutions for Microenergy Applications

3D microstructures+ electrostatic



# 3D microstructures+ piezoelectric








#### Thin film batteries

NERG

Silicon Friendly Materials and Device Solutions for Microenergy Applications

 Materials for Si compatible batteries 3D microstructures











Silicon Friendly Materials and Device Solutions for Microenergy Applications

#### **Smart Pot**



Cooking control

High-value niche market

Portable and adaptive

Test-bed for thermal harvesting

### Tire Pressure monitoring



Intelligent tire

Large market volume

Small size

Test-bed for vibration harvesting

#### Predictive maintenance





Rotating-reciprocating machines
Large shop floors
High number of nodes
Difficult servicing

Test-bed for vibration and thermal harvesting








### Is technology at least potentially adequate?

- Predictive maintenance/domestic application system
  - Thermal harvester requirements under application conditions
  - Sensor system architecture
  - Planning/choice of application demonstrator
- Tire Pressure Monitoring Systems (TPMS)
  - Vibration harvester performance under application conditions
  - TPMS architecture
  - Planning








### **Domestic appliances**

- Food temperature in pots: 80-250 °C
- Transmit temperature to HOB









38mm



#### **Predictive maintenance**

- Sensors: temperature, acceleration

 Reuse sensor system from IMEC and add new sensors (low power acceleration/temperature sensors) with

programmable logic

 Preference is thermal energy harvester with off the shelf power management IC





### Machine guide values

- displacements in the operational ranges 17.8 1125 μm (rms);
- velocity in the operational ranges 1.12 – 70.7 mm/s (rms);
- acceleration in the operational ranges 1.76 111 m/s² (rms);
- Temperature range: 10-60 °C

# Exploration of a combined system - Integration strategy

Maximum values of overall vibration measured on the machine structure			Machine vibration classification number						
Displacement	t Velocity mm/s (r.m.s.)	Acceleration m/s <sup>1</sup> (r.m.s.)	1	2	3	4	5	6	7
jim (r.m.s.)			Evaluation zones						
		-7	1						
28,3			A/B	A/B					
44,8	2,82	4,42	1 1		A/B	A/B			
71,0	4,46	7,01	C				A/B	A/B	
113	7,07	11,1		-				~	Α/I
178	11,2	17,6 —		С					
283	17.8	27.9			С				
118	28.2	412				С			
			D	_			c		
		,	1	D	D			С	
1125 —	70,7	111				D	D		С
1784	112	176						D	D
	17,8 — 28,3 — 44,8 — 71,0 — 113 — 283 — 448 — 710 — 1125 — 1125	mm/s (r.m.s.)   mm/s (r.m.s.)	17,8	Displacement   Velocity   Acceleration   1   1   17.8   1,12   1,76   28.3   1,78   2,79   A/B   44.8   2,82   4,42   113   7,07   11,1   178   11,2   17,6   28.3   17.8   27.9   448   28.2   44.2   D	Displacement   Velocity   mm/s (r.m.s.)   Mcceleration   1   2     2	Displacement   Velocity   Marceleration   1   2   3   Eval	Displacement   Velocity   mm/s (r.m.s.)   Acceleration   1   2   3   4   Evaluation   17,8   1,12   1,76   28,3   1,78   2,79   A/B   A/B	Displacement   Velocity   Macceleration   1   2   3   4   5	Displacement   Velocity   mm/s (r.m.s.)   mm/s (r.m.s.)     Evaluation zones

Key to zones

A: The vibration of newly commissioned machines would normally fall within this zone

Machines with vibration within this zone are normally considered acceptable for long-term operation
 Machines with vibration within this zone are normally considered unsatisfactory for long-term continuous

C: Machines with vibration within this zone are normally considered unsatisfactory for long-term continuous operation. Generally, the machine may be operated for a limited period in this condition until a suitable opportunity arises for remedial action.

Vibration values within this zone are normally considered to be of sufficient severity to cause damage to the machine

Table 2.8 Vibration classification numbers and guide values for reciprocating machines.
(ISO 10816-6)



# Thermoeletric harvesters





# **Strategy and device layouts**

**Goal:** Obtain all-silicon thermoelectric micronanogenerators by means of the integration of silicon based NW arrays (as thermoelectric material) into a Si micromachined structure able to exploit a waste heat source to develop an internal thermal contrast between two isolated silicon parts.






## **Bottom-up strategy – Device layout**

NWs will be grown with a VLS-CVD method that allows the in-situ integration of large density arrays of NWs within a 3D structure without specific nanolithography techniques.







Deposition of gold nanoparticles on device trenches by Galvanic Displacement




Growth of silicon nanowires on CVD by VLS synthesis



Removal of membrane and passivation oxide with HF




Drying of the device with nanowires by Critical Point Drying/Freeze Drying











O Deposition of gold nanoparticles on device trenches by Galvanic Displacement




Growth of silicon nanowires on CVD by VLS synthesis



Removal of membrane and passivation oxide with HF




Drying of the device with nanowires by Critical Point Drying/Freeze Drying











Oeposition of gold nanoparticles on device trenches by Galvanic Displacement




• Growth of silicon nanowires on CVD by VLS synthesis



Removal of membrane and passivation oxide with HF




Drying of the device with nanowires by Critical Point Drying/Freeze Drying











Deposition of gold nanoparticles on device trenches by Galvanic Displacement




• Growth of silicon nanowires on CVD by VLS synthesis




Removal of membrane and passivation oxide with HF



Drying of the device with nanowires by Critical Point Drying/Freeze Drying









• Deposition of gold nanoparticles on device trenches by Galvanic Displacement




• Growth of silicon nanowires on CVD by VLS synthesis



Removal of membrane and passivation oxide with HF




Orying of the device with nanowires by Critical Point Drying/Freeze Drying











Deposition of gold nanoparticles on device trenches by Galvanic Displacement




Growth of silicon nanowires on CVD by VLS synthesis



Removal of membrane and passivation oxide with HF



Orying of the device with nanowires by Critical Point Drying/Freeze Drying











1 – Several **microemulsions** with different R values are **prepared**.







Organic phase: 0.33M AOT (surfactant) in n-heptane













R=168





NMP3-SL-2013-604169




- 1 Several **microemulsions** with different R values are **prepared**.
- 2 Devices are **dipped in HF** in order to remove native oxide from trenches






- 1 Several **microemulsions** with different R values are **prepared**.
- 2 Devices are **dipped in HF** in order to remove native oxide from trenches
- 3 Devices are **dipped in microemusions** during a controlled dipping time. Gold NPs are formed






- 1 Several **microemulsions** with different R values are **prepared**.
- 2 Devices are **dipped in HF** in order to remove native oxide from trenches
- 3 Devices are **dipped in microemusions** during a controlled dipping time. Gold NPs are formed
- 4 Devices are **annealed** to remove the remaining surfactant







- 1 Several **microemulsions** with different R values are **prepared**.
- 2 Devices are **dipped in HF** in order to remove native oxide from trenches
- 3 Devices are **dipped in microemusions** during a controlled dipping time. Gold NPs are formed
- 4 Devices are **annealed** to remove the remaining surfactant





1 – Devices are dipped in **HF** in order to remove thermal oxide formed during calcination








- 1 Devices are dipped in **HF** in order to remove thermal oxide formed during calcination
- 2 Devices are loaded into CVD













- 1 Devices are dipped in **HF** in order to remove thermal oxide formed during calcination
- 2 Devices are loaded into CVD
- 3 There devices are brought to **reaction conditions and exposed to silane**. Silicon nanowires are grown by VLS synthesis





- 1 Devices are dipped in **HF** in order to remove thermal oxide formed during calcination
- 2 Devices are loaded into CVD
- 3 There devices are brought to **reaction conditions and exposed to silane**. Silicon nanowires are grown by VLS synthesis











- 1 Devices are dipped in **HF** in order to remove thermal oxide formed during calcination
- 2 Devices are loaded into CVD
- 3 There devices are brought to **reaction conditions and exposed to silane**. Silicon nanowires are grown by VLS synthesis






- 1 Devices are dipped in **HF** in order to remove thermal oxide formed during calcination
- 2 Devices are loaded into CVD
- 3 There devices are brought to **reaction conditions and exposed to silane**. Silicon nanowires are grown by VLS synthesis






- 1 Devices are dipped in **HF** in order to remove thermal oxide formed during calcination
- 2 Devices are loaded into CVD
- 3 There devices are brought to **reaction conditions and exposed to silane**. Silicon nanowires are grown by VLS synthesis





#### Membrane removal in HF


After growing Si NWs in a  $\mu TEG$  device a wet attack in HF must be performed in order to remove membrane and passivation silicon oxide – which covers contacts.





#### Membrane removal in HF

After growing Si NWs in a  $\mu$ TEG device a wet attack in HF must be performed in order to remove membrane and passivation silicon oxide – which covers contacts.











#### Membrane removal in HF

After growing Si NWs in a  $\mu$ TEG device a wet attack in HF must be performed in order to remove membrane and passivation silicon oxide – which covers contacts.













#### **Galvanic Displacement - Catalyst control**





Effects of R of the microemulsion





Effects of dipping time in the microemulsion





**❖** Au NPs size increases with R and dipping time









## Silicon friendly materials and device solutions for thermoelectric harvesting

#### **Galvanic Displacement – Catalyst control**





Effects of R of the microemulsion





• Effects of dipping time in the microemulsion





- **❖** Au NPs size increases with R and dipping time
- ❖Density decreases with R and dipping time








## Silicon friendly materials and device solutions for thermoelectric harvesting

#### **Galvanic Displacement – Catalyst control**



Effects of R of the microemulsion


• Effects of dipping time in the microemulsion



- **❖ Au NPs size increases with R and dipping time**
- ❖Density decreases with R and dipping time











#### **CVD-VLS – Nanowire control – Effect of temperature**












- Growth rate increases with T
- ❖ Verticality has a maximum in 630 °C





# Silicon friendly materials and device solutions for thermoelectric harvesting

#### **CVD-VLS – Nanowire control – Effect of temperature**









# Silicon friendly materials and device solutions for thermoelectric harvesting

#### CVD-VLS - Nanowire control - Effect of temperature

520 °C 570 °C 600 °C 630 °C 725 °C CVD 2.5 Torr, 60 min Pb 2 = 89.1 ° Pa 2 Pb 4 = 85.8 ° Pa 5 = 80.94 nm 200 nm EHT = 5.00 kV Signal A = InLens 2 Apr 2014 WD = 3.2 mm 79.60 K X Time: 18:25:30 GI 500 550 600 650 700 750





Well aligned horizontal Si NWs were obtained in trenches

Temperature (ºC)




## **Bottom-up strategy – Device layout**

Structural core will be a Si device micromachined in such a way that hot and cold areas develop when resting on a hot surface.

Hot area: surrounding rim Cold area: suspended platform.

Thermocouple: nanostructured silicon and thin metal film.








## **Bottom-up strategy – Device layout**

- SOI wafers used as starting material. Device layer <110>, so that parallelograms with <111> oriented walls can be built .
- Typical dimension will be 1 mm, with 10 μm trench widths.
   Depth is fixed by device layer thickness, which will be around 10-15 μm to accommodate a large number of NWs.











## **Bottom-up strategy – Microradiator**

- Integration of a microradiator in the cold side to efficiently convey into the active area the vertical thermal gradient present in the application scenario.
- Overhanging thermal conductive structure (metal/silicon) supported by a pillar in close contact with cold platform.












## **Top-down strategy – Device layout**

NWs will be grown with a CVD method within nanometric cavities built up by controlled etching and filling of recessed regions (without nanolithographic steps).


Semicond. Sci. Technol. 26 (2011) 045005







#### Top-down layout with lateral NWs:










# Silicon friendly materials and device solutions for thermoelectric harvesting

#### Top-down fabrication of lateral NWs:

1. Si substrate




5. Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> deposition



9. Poly etchback




13. SiO<sub>2</sub> deposition



2. SiO<sub>2</sub> growth




6. Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> RIE



10. SiO<sub>2</sub> deposition




14. SiO<sub>2</sub> etching




3. Si<sub>3</sub>N<sub>4</sub> deposition



7. SiO<sub>2</sub> wet etching



11. P-type doping



15. Al patterning



4. SiO<sub>2</sub> deposition



8. Poly deposition





12. N-type doping














**Fig. 5.** SEM images at different magnifications of the nanowire after detachment from the hosting structure.














#### Top-down layout with vertical NWs:









## From aims to practice

- NWs have high  $R_{th}$  ( $\approx 10^6$  K W<sup>-1</sup>nm<sup>-1</sup> /NW)
- For ΔT = 50 K, max heat acceptance is ≈ 25 pW/NW
   @ wire length of 1 mm
- If  $\eta = 5$  % a target power output of 10  $\mu$ W/cm<sup>2</sup> requires a wire density of 10<sup>8</sup> cm<sup>-2</sup>, i.e. a wire spacing of about 1  $\mu$ m





### From aims to practice

#### Critical design issues are:

- optimal wire length
- optimal geometry (lateral or vertical)







Choice of boundary conditions leads to contrasting design indications:


$$W_{\rm el} = W_{\rm th} \eta_{\rm TE} = (\Delta T/R_{\rm th}) \eta_{\rm TE}$$

- setting fixed-T b.c.s:  $W_{\rm el}$  increases as  $R_{\rm th}$  decreases
- setting fixed-heatflow b.c.s:  $W_{\rm el}$  increases as  $R_{\rm th}$  increases














































#### Thus:

- longer nanowires raise power output
- effective dissipation is relevant for poorly insulated heat sources







#### **Heat administration**

TEGs will be mounted into a proper package that will deliver heat:

heat source  $\rightarrow$  TEG  $\rightarrow$  cold sink  $\rightarrow$  ambient


- Higher heat radiator efficiency if series thermal resistances are small
- Parallel (shunt) resistance must be minimized
   Both requirements are better satisfied if TEG geometry simplifies package design





#### **Heat direction**

Two geometries (three layouts) addressed as of the 1st TEG generation







# **Mechanical** harvesters







## Tire pressure monitoring system (TPMS)

- Today
  - Battery powered
  - Rim or valve mounted
- Battery replacement costs and effort
  - Energy harvester + system on the tire
    - Tire temperature
    - Tire identification






#### Sinusoidal excitation



#### Piezo




#### Power output of 1100μW

Quality factor Q: 530

Bandwidth BW: 2.3Hz

Sensitivity : 262 μW/g²

#### **Electrostatic**



- Power output ~ 200μW
- Quality factor Q: 93
- Bandwidth BW: 12.8 Hz
- Sensitivity: 130 μW/g²









- Shock excitation inside tire
  - Power generation by shock excitation
  - Large shock available inside tire
  - Up to 100µW @ 100km/h is feasible



Velocity damped resonator












#### Power generation is discontinuous


Schematic system architecture








- Power Management
  - High voltage
  - 2 switches
  - Maximum Power Point Tracking
  - start-up from zero
  - η=88% at low power
  - V<sub>out</sub>~ 2.5 V<sub>DC</sub>











#### **Electrostatic energy harvesters**


#### What do we need?


- Vibrating mass
  - Mass
  - Flexible springs
- Variable capacitor
  - Polarization source charged electret
  - Electrodes
- Packaging
  - Capping






• Different operation principles possible








- A) in-plane gap closing
- B) Out-of-plane gap closing
- C) In-plane sliding capacitor







#### In-plane sliding capacitor











- Device layout mass/springs system
  - 1 cm<sup>2</sup> mass, full wafer thickness (650 μm)
  - 80μm thin springs, full wafer height
  - 100μm etched trenches, 100μm max mass amplitude











- Materials Electret
  - Polymers (PVDF, BCB, Cytop) low temperature stability
  - Inorganic materials (SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>) CMOS compatible deposition
- Interface SiO<sub>2</sub>-Si<sub>3</sub>N<sub>4</sub> can trap stable charges
- Parameters to play with:
  - Oxide Thickness
  - Nitride Thickness
  - Material quality (deposition method)
  - Multilayers
  - Charge patterning method






- Electret layer results and choices
- SiO<sub>2</sub> thickness:
  - 500nm charge decay
  - 2000nm no charge separation after RTA
  - 1000nm good
- Si<sub>3</sub>N<sub>4</sub> thickness:
  - Little influence, 150nm good
- Deposition method:
  - Thermal oxide + LPCVD Si<sub>3</sub>N<sub>4</sub> good
  - TEOS, PECVD oxide and nitride charge decay
- Multilayers: no extra charge





#### Device layout – electret / electrode configuration









#### Silicon friendly materials and device solutions for electrostatic energy harvesting

- Device layout optimization
  - Finite element modelling




Typical modelling result



- Predicted maximum output power: 500μW
  - 1kHz 2.5G sinusoidal input vibration (resonance), full 100µm mass displacement











#### Piezoelectric harvesting

New approach uses ZnO nanowires (NWs) and nanosheets (NSs) Standard AlN thin-film approach will be used as a benchmark









ZnO nanowires are much easier to grow and integrate with silicon ZnO NW & NS growth is also a low-cost solution and a hot-topic




















#### What do we need?

- Inertial mass & cantilevered spring
  - Mass
  - Flexible spring
- Piezoelectric material
  - ZnO nanowires & nanosheets
  - AlN thin-film (for benchmark)
  - Electrodes












#### New piezoelectric materials

- ZnO nanostructures will be used as replacement of original approach based on nanofibres:
  - ZnO nanowires.
  - ZnO nanosheets.
- More mature technology compared to nanofibres that needs a more important technology development
- Inherent piezoelectric behavior of ZnO
- Easier to integrate with silicon
- High novelty provided by ZnO nanosheets




ZnO nanowires (overall view (a) and detailed view (b)), and nanosheets (top view (c) and tilted view (d)). NW lengths rate from 2 to 5  $\mu$ m and thicknesses from 100 nm to 900 nm.








#### **Predicted output power**



For FEM simulations a **power density of 47 \muW/cm<sup>2</sup>** at 447 Hz (Q = 50) for 1 g has been calculated. An expected power density of around **400 \muW/cm<sup>2</sup>** for an acceleration of 10 g is a **good target.** 



Generated power (in nW) and main stress in the structure when it is bent


NMP3-SI-2013-604169

### **Batteries**









#### Charge and discharge process of an Li-ion battery

During charging Li<sup>+</sup> ions are liberated from the cathode and transported through the liquid electrolyte to the anode, where the Li<sup>+</sup> is reduced by the electrons coming from the electrical circuit.










Silicon friendly materials and device solutions for solid-state microbatteries

## THICK BATTERIES kWh - Wh




## High capacity devices with competitive power

- Pressed pellets/bipolar stacks
- Solid electrolytes with high  $\sigma_{ ext{ionic}}$
- Low-impedance interfaces

#### THIN-FILM BATTERIES

Wh - mWh



## High-power devices with competitive capacity


- Film thickness scaling
- 3D surface area enhancement
- Process up-scaling/large area foils







#### Fabrication of functional thin-film micro-battery for integrated storage



#### Planar thin-film device

#### Lattice matched spinel stack

Electrolyte and interface engineering for power (charging rate) 0.05 mAh/cm<sup>2</sup> at 0.1C, and 60% capacity at 10C (1 mA/cm<sup>2</sup>)

#### 3D thin-film battery

#### Si compatible fabrication process

Micro-structured architectures for increased battery capacity and power (current)

0.5mAh/cm<sup>2</sup> at 0.1C, and 50% capacity at 5C rate (2.5 mA/cm<sup>2</sup>)








#### Standard planar micro-battery integration

Current collector

TiN, Pt, SiC, TiC, Cu

#### One interface at a time approach



 $Li_{1}Ti_{5}O_{12}$  **Anode** (1.55V vs.  $Li^{+}/Li$ )

- Negligible volume expansion
- Spinel structure
- Capacity: 610mAh/cm<sup>3</sup>

#### Solid State Electrolyte Requirements

- 1. Pinhole-free
- 2. High ionic conductance (σ,> 10-1S)
- 3. Electrochemical window (0.5 < V vs. Li<sup>+</sup>/Li < 4.5)
- 4. Chemical stability (electrodes, Li)
- 5. Small electronic conductivity  $(\sigma_{c} < 10^{-10} \text{ S/cm})$

#### $LiMn_2O_4$ Cathode (4.0V vs. $Li^+/Li$ )

- low cost, low toxicity and abundant
- Spinel structure
- Capacity: 650mAh/cm<sup>3</sup>

**Current collector** 

Li<sub>4</sub>Ti<sub>5</sub>O<sub>12</sub> TiO<sub>2</sub> a-Si

LiAlO<sub>2</sub> Li<sub>4</sub>SiO<sub>4</sub> Li<sub>5</sub>AlSi<sub>2</sub>O<sub>3</sub> LiMgTiO<sub>3</sub> LiTaO<sub>2</sub>  $Li_xMg_{1-2x}AI_{2+x}O_4$  $Li_{3x}La_{(2/3)}D_{x(1/3)-2x}TiO_3$ 

> LiMn<sub>2</sub>O<sub>4</sub>  $MnO_2$

#### Compatible material stack:

Diffusion barrier, seed. CMOS processes, thermal budget compatibility

Feasibility of postdeposition lithiation schemes of CMOS compatible stacks


Suitable solid/spinel electrolyte composition: ionic conductivity versus stability







#### **Enhanced micro-battery integration**




matching crystal lattice

current collector
Anode
Electrolyte
Cathode
current collector



**Current collector** 



 $MnO_2$ 

The **interfaces** will be **optimized** for ionic transfer by compositional gradients

TiN, Pt, SiC, TiC, Cu

# Suitable solid/spinel electrolyte composition: ionic conductivity versus stability

A suitable spinel electrolyte will be identified by screening of the composition with the aid of combinatorial deposition in the PLD system (4 targets)

by compositional gradients and interfacial buffer layers









#### Fabrication of on-chip thin-film micro-batteries

#### PLD deposition technique. Three approaches:

- Single layer
- Multilayer
- Combinatorial


#### Optimization of thin film deposition

- Single target deposition:
  - TiO<sub>2</sub>
  - Li<sub>2</sub>O
  - MgO
- Stacking of single layers: formation of complex oxides





#### PLD deposition: single layer deposition




- Possibility of generating dense thin ceramic layers
- Good reproducibility of target stoichiometry
- Possibility of layer microstructure control (P, T, Laser energy...)







#### PLD deposition: Multi-layer deposition



Choosing right deposition parameters it is possible to:


- Deposit multi-layers with good quality interfaces or
- Generate a complex material by thermal diffusion.








#### PLD deposition: combinatorial approach



- Large area system allows producing a combinatorial sample
- A full mapping of material composition can be generated in one shot







# Summary & Outlook





#### **Summary**

- All-silicon harvester found feasible
- Delivered power expected to fulfill diverse WSN specs
- Solutions are cost-effective and do not require nonstandard-IC processing

#### The Team

Luis Fonseca (CSIC, Project leader)

CSIC: Carlos Calaza, Marc Salleras, Jaume Esteve, Gonzalo Murillo, Carlos Camargo

Confindustria: Danilo Mascolo, Annamaria Raimondi, L. Rossi

Electrolux: Claudio Cenedese

IREC: Albert Tarancon, Alex Morata, M. Torrell, G. Gadea, J.D. Santos, M. Fehse IMEC (Belgium): Philippe Vereecken, Cedric Huyghebaert, Brecht Put, Maarten Mees, Alfonso Sepulveda Marquez

IMEC (Netherlands): Rob Van Schaijkl, Martijn Goedbloed

STE: Paolo Moiraghi, Mauro Cortese

U. of Milano Bicocca: Dario Narducci, Laura Zulian

IMM-CNR: Alberto Roncaglia, Fulvio Mancarella



sinergy-project.eu
Contact: luis.fonseca@imb-cnm.csic.es

# This work was supported by FP7-NMP-2013-SMALL-7, SiNERGY (Silicon Friendly Materials and Device Solutions for Microenergy Applications), Contract n. 604169



sinergy-project.eu
Contact: luis.fonseca@imb-cnm.csic.es